Sophie

Sophie

distrib > Mageia > 5 > x86_64 > media > core-release > by-pkgid > ea0480943e5f9837b0cc4165bae8d1c3 > files > 961

gputils-1.2.0-4.mga5.x86_64.rpm

<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Frameset//EN" "http://www.w3.org/TR/html4/frameset.dtd">
<html lang="en">
  <head>
    <title>PIC16LF1512</title>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
    <link rel="stylesheet" type="text/css" href="main.css">
  </head>
  <body>
    <ul class="classMenu">
      <li><a href="index.html">All</a></li>
      <li><a href="enhanced-mcus.html">Enhanced</a></li>
      <li><a href="extended-mcus.html">Extended</a></li>
      <li><a href="regular-mcus.html">Regular</a></li>
      <li><a href="12-bits-mcus.html">12 bits</a></li>
      <li><a href="14-bits-mcus.html">14 bits</a></li>
      <li><a href="16-bits-mcus.html">16 bits</a></li>
      <li><a href="mcus-by-ram-size.html">by RAM size</a></li>
      <li><a href="mcus-by-rom-size.html">by ROM size</a></li>
      <li><a href="mcus-by-eeprom-size.html">by EEPROM size</a></li>
    </ul>
    <ul class="tabs">
      <li><a href="PIC16LF1512-feat.html">Features</a></li>
      <li class="selected"><a href="PIC16LF1512-conf.html">Configuration Bits</a></li>
      <li><a href="PIC16LF1512-ram.html">RAM map</a></li>
      <li><a href="PIC16LF1512-sfr.html">SFR map</a></li>
    </ul>
    <table class="configList">
      <tr><th colspan=5 class="confTableName">PIC16LF1512</th></tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=4 class="configWord">CONFIG1 (address:0x8007, mask:0xFFFF)</th></tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">FOSC -- Oscillator Selection</th></tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">FOSC = LP</td>
        <td class="confSwValue">0xFFF8</td>
        <td class="confSwExpl">LP Oscillator, Low-power crystal connected between OSC1 and OSC2 pins.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">FOSC = XT</td>
        <td class="confSwValue">0xFFF9</td>
        <td class="confSwExpl">XT Oscillator, Crystal/resonator connected between OSC1 and OSC2 pins.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">FOSC = HS</td>
        <td class="confSwValue">0xFFFA</td>
        <td class="confSwExpl">HS Oscillator, High-speed crystal/resonator connected between OSC1 and OSC2 pins.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">FOSC = EXTRC</td>
        <td class="confSwValue">0xFFFB</td>
        <td class="confSwExpl">EXTRC oscillator: External RC circuit connected to CLKIN pin.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">FOSC = INTOSC</td>
        <td class="confSwValue">0xFFFC</td>
        <td class="confSwExpl">INTOSC oscillator: I/O function on CLKIN pin.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">FOSC = ECL</td>
        <td class="confSwValue">0xFFFD</td>
        <td class="confSwExpl">ECL, External Clock, Low Power Mode (0-0.5 MHz): device clock supplied to CLKIN pin.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">FOSC = ECM</td>
        <td class="confSwValue">0xFFFE</td>
        <td class="confSwExpl">ECM, External Clock, Medium Power Mode (0.5-4 MHz): device clock supplied to CLKIN pin.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">FOSC = ECH</td>
        <td class="confSwValue">0xFFFF</td>
        <td class="confSwExpl">ECH, External Clock, High Power Mode (4-20 MHz): device clock supplied to CLKIN pin.</td>
        <td class="vMargin"></td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">WDTE -- Watchdog Timer Enable</th></tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">WDTE = OFF</td>
        <td class="confSwValue">0xFFE7</td>
        <td class="confSwExpl">WDT disabled.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">WDTE = SWDTEN</td>
        <td class="confSwValue">0xFFEF</td>
        <td class="confSwExpl">WDT controlled by the SWDTEN bit in the WDTCON register.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">WDTE = NSLEEP</td>
        <td class="confSwValue">0xFFF7</td>
        <td class="confSwExpl">WDT enabled while running and disabled in Sleep.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">WDTE = ON</td>
        <td class="confSwValue">0xFFFF</td>
        <td class="confSwExpl">WDT enabled.</td>
        <td class="vMargin"></td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">PWRTE -- Power-up Timer Enable</th></tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">PWRTE = ON</td>
        <td class="confSwValue">0xFFDF</td>
        <td class="confSwExpl">PWRT enabled.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">PWRTE = OFF</td>
        <td class="confSwValue">0xFFFF</td>
        <td class="confSwExpl">PWRT disabled.</td>
        <td class="vMargin"></td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">MCLRE -- MCLR Pin Function Select</th></tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">MCLRE = OFF</td>
        <td class="confSwValue">0xFFBF</td>
        <td class="confSwExpl">MCLR/VPP pin function is digital input.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">MCLRE = ON</td>
        <td class="confSwValue">0xFFFF</td>
        <td class="confSwExpl">MCLR/VPP pin function is MCLR.</td>
        <td class="vMargin"></td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">CP -- Flash Program Memory Code Protection</th></tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">CP = ON</td>
        <td class="confSwValue">0xFF7F</td>
        <td class="confSwExpl">Program memory code protection is enabled.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">CP = OFF</td>
        <td class="confSwValue">0xFFFF</td>
        <td class="confSwExpl">Program memory code protection is disabled.</td>
        <td class="vMargin"></td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">BOREN -- Brown-out Reset Enable</th></tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">BOREN = OFF</td>
        <td class="confSwValue">0xF9FF</td>
        <td class="confSwExpl">Brown-out Reset disabled.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">BOREN = SBODEN</td>
        <td class="confSwValue">0xFBFF</td>
        <td class="confSwExpl">Brown-out Reset controlled by the SBOREN bit in the BORCON register.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">BOREN = NSLEEP</td>
        <td class="confSwValue">0xFDFF</td>
        <td class="confSwExpl">Brown-out Reset enabled while running and disabled in Sleep.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">BOREN = ON</td>
        <td class="confSwValue">0xFFFF</td>
        <td class="confSwExpl">Brown-out Reset enabled.</td>
        <td class="vMargin"></td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">CLKOUTEN -- Clock Out Enable</th></tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">CLKOUTEN = ON</td>
        <td class="confSwValue">0xF7FF</td>
        <td class="confSwExpl">CLKOUT function is enabled on the CLKOUT pin.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">CLKOUTEN = OFF</td>
        <td class="confSwValue">0xFFFF</td>
        <td class="confSwExpl">CLKOUT function is disabled. I/O or oscillator function on the CLKOUT pin.</td>
        <td class="vMargin"></td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">IESO -- Internal/External Switchover</th></tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">IESO = OFF</td>
        <td class="confSwValue">0xEFFF</td>
        <td class="confSwExpl">Internal/External Switchover mode is disabled.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">IESO = ON</td>
        <td class="confSwValue">0xFFFF</td>
        <td class="confSwExpl">Internal/External Switchover mode is enabled.</td>
        <td class="vMargin"></td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">FCMEN -- Fail-Safe Clock Monitor Enable</th></tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">FCMEN = OFF</td>
        <td class="confSwValue">0xDFFF</td>
        <td class="confSwExpl">Fail-Safe Clock Monitor is disabled.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">FCMEN = ON</td>
        <td class="confSwValue">0xFFFF</td>
        <td class="confSwExpl">Fail-Safe Clock Monitor is enabled.</td>
        <td class="vMargin"></td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=4 class="configWord">CONFIG2 (address:0x8008, mask:0xFFFF)</th></tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">WRT -- Flash Memory Self-Write Protection</th></tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">WRT = ALL</td>
        <td class="confSwValue">0xFFFC</td>
        <td class="confSwExpl">000h to 1FFFh write protected, no addresses may be modified by EECON control.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">WRT = HALF</td>
        <td class="confSwValue">0xFFFD</td>
        <td class="confSwExpl">000h to FFFh write protected, 1000h to 1FFFh may be modified by EECON control.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">WRT = BOOT</td>
        <td class="confSwValue">0xFFFE</td>
        <td class="confSwExpl">000h to 1FFh write protected, 200h to 1FFFh may be modified by EECON control.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">WRT = OFF</td>
        <td class="confSwValue">0xFFFF</td>
        <td class="confSwExpl">Write protection off.</td>
        <td class="vMargin"></td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">STVREN -- Stack Overflow/Underflow Reset Enable</th></tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">STVREN = OFF</td>
        <td class="confSwValue">0xFDFF</td>
        <td class="confSwExpl">Stack Overflow or Underflow will not cause a Reset.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">STVREN = ON</td>
        <td class="confSwValue">0xFFFF</td>
        <td class="confSwExpl">Stack Overflow or Underflow will cause a Reset.</td>
        <td class="vMargin"></td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">BORV -- Brown-out Reset Voltage Selection</th></tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">BORV = HI</td>
        <td class="confSwValue">0xFBFF</td>
        <td class="confSwExpl">Brown-out Reset Voltage (Vbor), high trip point selected.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">BORV = LO</td>
        <td class="confSwValue">0xFFFF</td>
        <td class="confSwExpl">Brown-out Reset Voltage (Vbor), low trip point selected.</td>
        <td class="vMargin"></td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">LPBOR -- Low-Power Brown Out Reset</th></tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">LPBOR = ON</td>
        <td class="confSwValue">0xF7FF</td>
        <td class="confSwExpl">Low-Power BOR is enabled.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">LPBOR = OFF</td>
        <td class="confSwValue">0xFFFF</td>
        <td class="confSwExpl">Low-Power BOR is disabled.</td>
        <td class="vMargin"></td>
      </tr>
      <tr class="confGap"><td></td></tr>
      <tr><th colspan=3 class="confOptName">LVP -- Low-Voltage Programming Enable</th></tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">LVP = OFF</td>
        <td class="confSwValue">0xDFFF</td>
        <td class="confSwExpl">High-voltage on MCLR/VPP must be used for programming.</td>
        <td class="vMargin"></td>
      </tr>
      <tr>
        <td class="vMargin"></td>
        <td class="confSwName">LVP = ON</td>
        <td class="confSwValue">0xFFFF</td>
        <td class="confSwExpl">Low-voltage programming enabled.</td>
        <td class="vMargin"></td>
      </tr>
    </table>
    <div class="legendContainer">
      <p class="srcInfo">This page generated automatically by the <a href="https://sourceforge.net/p/gputils/code/HEAD/tree/trunk/scripts/tools/device-help.pl"><em>device-help.pl</em></a> program (2013-05-17 07:55:35 UTC) from the <em>8bit_device.info</em> file (rev: 1.13) of <em>mpasmx</em> and from the <a href="http://gputils.sourceforge.net#Download">gputils</a> source package (rev: svn 979:980). The <em>mpasmx</em> is included in the <a href="http://www.microchip.com/pagehandler/en-us/family/mplabx">MPLAB X</a>.</p>
    </div>
  </body>
</html>

Perl :: Catalyst :: PostgreSQL :: RPM Valid HTML 4.01 Transitional