From: George Beshers <gbeshers@redhat.com> Date: Thu, 31 Jul 2008 15:33:03 -0400 Subject: [IA64] Add dp bit to cache and bus check structs Message-id: 20080731192709.4411.47127.sendpatchset@dhcp-100-2-194.bos.redhat.com O-Subject: [RHEL5.3 PATCH 5/19] [IA64] Add dp bit to cache and bus check structs Bugzilla: 455308 RH-Acked-by: Prarit Bhargava <prarit@redhat.com> [patch] Add dp bit to cache and bus check structs BZ#455308 Upstream: http://git.kernel.org/?p=linux/kernel/git/aegl/linux-2.6.git;a=commitdiff;h=323cbb09917024cab522bc7ce5c343659cbe8818 Rev 2.2 of Volume 2 of "Intel Itanium Architecture Software Developer's Manual" (January 2006) adds a dp bit to the cache_check and bus_check fields (pages 2:401-2:404). This patch gets the structs back in sync with the spec. diff --git a/include/asm-ia64/pal.h b/include/asm-ia64/pal.h index 62ec52a..4d7a6e4 100644 --- a/include/asm-ia64/pal.h +++ b/include/asm-ia64/pal.h @@ -493,10 +493,12 @@ typedef struct pal_cache_check_info_s { * error occurred */ wiv : 1, /* Way field valid */ - reserved2 : 10, + reserved2 : 1, + dp : 1, /* Data poisoned on MBE */ + reserved3 : 8, index : 20, /* Cache line index */ - reserved3 : 2, + reserved4 : 2, is : 1, /* instruction set (1 == ia32) */ iv : 1, /* instruction set field valid */ @@ -563,7 +565,7 @@ typedef struct pal_bus_check_info_s { type : 8, /* Bus xaction type*/ sev : 5, /* Bus error severity*/ hier : 2, /* Bus hierarchy level */ - reserved1 : 1, + dp : 1, /* Data poisoned on MBE */ bsi : 8, /* Bus error status * info */